Home Mobile TSMC’s new packaging technology will bring down chip cost and improve performance

TSMC’s new packaging technology will bring down chip cost and improve performance

by DIGITAL TIMES
0 comment


According to sources familiar with the matter, TSMC is working on a cutting-edge technology for chip packaging called CoPoS. CoPoS means Chip-on-Panel-on-Structure, and it uses a glass material that acts as a temporary carrier, and it also goes into the final substrate with a three-layer sandwich structure.

TSMC's new packaging technology will bring down cost and improve performance of chips by 2028

Reportedly, TSMC will start mass production of chips using CoPoS by the end of 2028. The new tech will supposedly bring down manufacturing costs and improve performance.

In fact, Nvidia’s Feynman AI chipset will be the first one to use CoPoS. That’s because the next-generation packaging will primarily be used for AI and high-performance computing chips.

If CoPoS turns out to be a game-changer, this will solidify TSMC’s leading market position as a chip manufacturer, forcing rival companies to offer an alternative technology.

Source



Source link

You may also like

Copyright 2025 Digital Times. All Right Reserved.

Powered By